 jimmy
|
1f39ed4f08
|
Switch to DMA
|
2024-01-31 07:39:54 +00:00 |
|
jimmy
|
b60f27acf6
|
Strip library down to minimum
|
2024-01-24 08:08:35 +00:00 |
|
jimmy
|
0b3cd9e2db
|
Use bytearray
|
2024-01-24 07:57:28 +00:00 |
|
jimmy
|
1fb7532eae
|
Refactor WRITE_ADDR_REG and CTRL_TRIG.TREQ_SEL assignment
|
2023-12-30 14:01:08 +00:00 |
|
jimmy
|
8f1ecb907b
|
Delete heart.py
|
2023-12-30 13:42:34 +00:00 |
|
jimmy
|
b4c4a5f954
|
Rename
|
2023-12-30 13:42:16 +00:00 |
|
jimmy
|
1dde87f58d
|
Update dma.py
|
2023-12-30 13:41:48 +00:00 |
|
jimmy
|
bd703c33e3
|
Use DMA
|
2023-12-30 13:39:55 +00:00 |
|
jimmy
|
f8515bddde
|
Switch to async
|
2023-12-23 09:03:16 +00:00 |
|
jimmy
|
5821d81cf4
|
Add dma_ws2812.py
|
2023-12-19 10:59:03 +00:00 |
|
jimmy
|
1e0ac8e29f
|
Add dma.py
|
2023-12-19 10:55:14 +00:00 |
|
jimmy
|
d709a545d7
|
Update heart.py
|
2023-04-21 11:42:29 +12:00 |
|
jimmy
|
537db91acc
|
Update heart.py
|
2023-04-21 11:27:17 +12:00 |
|
jimmy
|
39842e60fb
|
Initial commit
|
2023-04-18 04:55:25 +00:00 |