2001-09-19 17:04:25 +00:00
|
|
|
# $Id$
|
|
|
|
|
#
|
2001-10-14 23:17:26 +00:00
|
|
|
# AVRPROG Configuration File
|
2001-09-19 17:04:25 +00:00
|
|
|
#
|
2001-10-14 23:17:26 +00:00
|
|
|
# This file contains configuration data used by AVRPROG which describes
|
|
|
|
|
# the programming hardware pinouts and also provides part definitions.
|
|
|
|
|
# AVRPROG's "-C" command line option specifies the location of the
|
2001-12-15 22:17:46 +00:00
|
|
|
# configuration file. The "-c" option names the programmer configuration
|
2001-10-14 23:17:26 +00:00
|
|
|
# which must match one of the entry's "id" parameter. The "-p" option
|
|
|
|
|
# identifies which part AVRPROG is going to be programming and must match
|
|
|
|
|
# one of the parts' "id" parameter.
|
2001-09-19 17:04:25 +00:00
|
|
|
#
|
2001-10-14 23:17:26 +00:00
|
|
|
# Possible entry formats are:
|
2001-09-19 17:04:25 +00:00
|
|
|
#
|
2001-10-14 23:17:26 +00:00
|
|
|
# programmer
|
|
|
|
|
# id = <id1> [, <id2> [, <id3>] ...] ; # <idN> are quoted strings
|
|
|
|
|
# desc = <description> ; # quoted string
|
2001-10-15 00:00:09 +00:00
|
|
|
# vcc = <num1> [, <num2> ... ] ; # pin number(s)
|
2001-10-14 23:17:26 +00:00
|
|
|
# reset = <num> ; # pin number
|
|
|
|
|
# sck = <num> ; # pin number
|
|
|
|
|
# mosi = <num> ; # pin number
|
|
|
|
|
# miso = <num> ; # pin number
|
|
|
|
|
# errled = <num> ; # pin number
|
|
|
|
|
# rdyled = <num> ; # pin number
|
|
|
|
|
# pgmled = <num> ; # pin number
|
|
|
|
|
# vfyled = <num> ; # pin number
|
|
|
|
|
# ;
|
2001-09-19 17:04:25 +00:00
|
|
|
#
|
2001-10-14 23:17:26 +00:00
|
|
|
# part
|
|
|
|
|
# id = <id> ; # quoted string
|
|
|
|
|
# desc = <description> ; # quoted string
|
|
|
|
|
# chip_erase_delay = <num> ; # micro-seconds
|
2001-11-24 01:44:06 +00:00
|
|
|
# pgm_enable = <instruction format> ;
|
|
|
|
|
# chip_erase = <instruction format> ;
|
|
|
|
|
# memory <memtype>
|
2001-10-16 23:32:30 +00:00
|
|
|
# paged = <yes/no> ; # yes / no
|
2001-10-14 23:17:26 +00:00
|
|
|
# size = <num> ; # bytes
|
2001-10-16 23:32:30 +00:00
|
|
|
# page_size = <num> ; # bytes
|
|
|
|
|
# num_pages = <num> ; # numeric
|
2001-10-14 23:17:26 +00:00
|
|
|
# min_write_delay = <num> ; # micro-seconds
|
|
|
|
|
# max_write_delay = <num> ; # micro-seconds
|
|
|
|
|
# readback_p1 = <num> ; # byte value
|
|
|
|
|
# readback_p2 = <num> ; # byte value
|
2002-02-14 02:59:39 +00:00
|
|
|
# pwroff_after_write = <yes/no> ; # yes / no
|
2001-11-24 01:44:06 +00:00
|
|
|
# read = <instruction format> ;
|
|
|
|
|
# write = <instruction format> ;
|
|
|
|
|
# read_lo = <instruction format> ;
|
|
|
|
|
# read_hi = <instruction format> ;
|
|
|
|
|
# write_lo = <instruction format> ;
|
|
|
|
|
# write_hi = <instruction format> ;
|
|
|
|
|
# loadpage_lo = <instruction format> ;
|
|
|
|
|
# loadpage_hi = <instruction format> ;
|
|
|
|
|
# writepage = <instruction format> ;
|
2001-10-14 23:17:26 +00:00
|
|
|
# ;
|
|
|
|
|
# ;
|
2001-09-19 17:04:25 +00:00
|
|
|
#
|
2001-11-24 01:44:06 +00:00
|
|
|
# If any of the above parameters are not specified, the default value
|
|
|
|
|
# of 0 is used for numerics or the empty string ("") for string
|
|
|
|
|
# values. If a required parameter is left empty, AVRPROG will
|
|
|
|
|
# complain.
|
|
|
|
|
#
|
|
|
|
|
# NOTES:
|
|
|
|
|
# * Not all memory types will implement all instructions.
|
|
|
|
|
# * AVR Fuse bits and Lock bits are implemented as a type of memory.
|
|
|
|
|
# * Example memory types are:
|
|
|
|
|
# "flash", "eeprom", "fuse", "lfuse" (low fuse), "hfuse" (high
|
|
|
|
|
# fuse), "signature", "calibration", "lock"
|
|
|
|
|
# * The memory type specified on the avrprog command line must match
|
|
|
|
|
# one of the memory types defined for the specified chip.
|
2002-02-14 02:59:39 +00:00
|
|
|
# * The pwroff_after_write flag causes avrprog to attempt to
|
|
|
|
|
# power the device off and back on after an unsuccessful write to
|
|
|
|
|
# the affected memory area if VCC programmer pins are defined. If
|
|
|
|
|
# VCC pins are not defined for the programmer, a message
|
|
|
|
|
# indicating that the device needs a power-cycle is printed out.
|
|
|
|
|
# This flag was added to work around a problem with the
|
|
|
|
|
# at90s4433/2333's; see the at90s4433 errata at:
|
|
|
|
|
#
|
|
|
|
|
# http://www.atmel.com/atmel/acrobat/doc1280.pdf
|
2001-11-24 01:44:06 +00:00
|
|
|
#
|
|
|
|
|
# INSTRUCTION FORMATS
|
|
|
|
|
#
|
|
|
|
|
# Instruction formats are specified as a comma seperated list of
|
|
|
|
|
# string values containing information (bit specifiers) about each
|
|
|
|
|
# of the 32 bits of the instruction. Bit specifiers may be one of
|
|
|
|
|
# the following formats:
|
|
|
|
|
#
|
|
|
|
|
# '1' = the bit is always set on input as well as output
|
|
|
|
|
#
|
|
|
|
|
# '0' = the bit is always clear on input as well as output
|
|
|
|
|
#
|
|
|
|
|
# 'x' = the bit is ignored on input and output
|
|
|
|
|
#
|
|
|
|
|
# 'a' = the bit is an address bit, the bit-number matches this bit
|
|
|
|
|
# specifier's position within the current instruction byte
|
|
|
|
|
#
|
|
|
|
|
# 'aN' = the bit is the Nth address bit, bit-number = N, i.e., a12
|
|
|
|
|
# is address bit 12 on input, a0 is address bit 0.
|
|
|
|
|
#
|
|
|
|
|
# 'i' = the bit is an input data bit
|
|
|
|
|
#
|
|
|
|
|
# 'o' = the bit is an output data bit
|
|
|
|
|
#
|
|
|
|
|
# Each instruction must be composed of 32 bit specifiers. The
|
|
|
|
|
# instruction specification closely follows the instruction data
|
|
|
|
|
# provided in Atmel's data sheets for their parts.
|
2001-10-14 23:17:26 +00:00
|
|
|
#
|
|
|
|
|
# See below for some examples.
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
programmer
|
|
|
|
|
id = "bsd", "default";
|
|
|
|
|
desc = "Brian Dean's Programmer";
|
2002-11-30 14:09:12 +00:00
|
|
|
type = ppi;
|
2001-10-14 23:17:26 +00:00
|
|
|
vcc = 2, 3, 4, 5;
|
|
|
|
|
reset = 7;
|
|
|
|
|
sck = 8;
|
|
|
|
|
mosi = 9;
|
|
|
|
|
miso = 10;
|
|
|
|
|
;
|
|
|
|
|
|
2002-12-01 04:30:01 +00:00
|
|
|
programmer
|
|
|
|
|
id = "stk500";
|
|
|
|
|
desc = "Atmel STK500";
|
|
|
|
|
type = stk500;
|
|
|
|
|
;
|
|
|
|
|
|
2001-12-29 21:37:20 +00:00
|
|
|
programmer
|
|
|
|
|
id = "stk200";
|
|
|
|
|
desc = "STK200";
|
2002-11-30 14:09:12 +00:00
|
|
|
type = ppi;
|
2001-12-29 21:37:20 +00:00
|
|
|
buff = 4, 5;
|
|
|
|
|
sck = 6;
|
|
|
|
|
mosi = 7;
|
|
|
|
|
reset = 9;
|
|
|
|
|
miso = 10;
|
|
|
|
|
;
|
|
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
programmer
|
|
|
|
|
id = "dt006";
|
|
|
|
|
desc = "Dontronics DT006";
|
2002-11-30 14:09:12 +00:00
|
|
|
type = ppi;
|
2001-10-14 23:17:26 +00:00
|
|
|
reset = 4;
|
2001-10-15 00:16:12 +00:00
|
|
|
sck = 5;
|
|
|
|
|
mosi = 2;
|
|
|
|
|
miso = 11;
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
|
|
|
|
|
|
|
|
|
programmer
|
|
|
|
|
id = "alf";
|
|
|
|
|
desc = "Tony Friebel's Programmer";
|
2002-11-30 14:09:12 +00:00
|
|
|
type = ppi;
|
2001-10-14 23:17:26 +00:00
|
|
|
vcc = 2, 3, 4, 5;
|
|
|
|
|
buff = 6;
|
|
|
|
|
reset = 7;
|
|
|
|
|
sck = 8;
|
|
|
|
|
mosi = 9;
|
|
|
|
|
miso = 10;
|
|
|
|
|
errled = 1;
|
|
|
|
|
rdyled = 14;
|
|
|
|
|
pgmled = 16;
|
|
|
|
|
vfyled = 17;
|
|
|
|
|
;
|
|
|
|
|
|
2001-12-29 21:47:05 +00:00
|
|
|
|
2002-12-01 04:30:01 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define ATTINY10 0x10
|
|
|
|
|
#define ATTINY11 0x11
|
|
|
|
|
#define ATTINY12 0x12
|
|
|
|
|
|
|
|
|
|
#define ATTINY22 0x20
|
|
|
|
|
#define ATTINY26 0x21
|
|
|
|
|
#define ATTINY28 0x22
|
|
|
|
|
|
|
|
|
|
#define AT90S1200 0x33
|
|
|
|
|
|
|
|
|
|
#define AT90S2313 0x40
|
|
|
|
|
#define AT90S2323 0x41
|
|
|
|
|
#define AT90S2333 0x42
|
|
|
|
|
#define AT90S2343 0x43
|
|
|
|
|
|
|
|
|
|
#define AT90S4414 0x50
|
|
|
|
|
#define AT90S4433 0x51
|
|
|
|
|
#define AT90S4434 0x52
|
|
|
|
|
|
|
|
|
|
#define AT90S8515 0x60
|
|
|
|
|
#define AT90S8535 0x61
|
|
|
|
|
#define AT90C8534 0x62
|
|
|
|
|
#define ATMEGA8515 0x63
|
|
|
|
|
#define ATMEGA8535 0x64
|
|
|
|
|
|
|
|
|
|
#define ATMEGA8 0x70
|
|
|
|
|
|
|
|
|
|
#define ATMEGA161 0x80
|
|
|
|
|
#define ATMEGA163 0x81
|
|
|
|
|
#define ATMEGA16 0x82
|
|
|
|
|
#define ATMEGA162 0x83
|
|
|
|
|
#define ATMEGA169 0x84
|
|
|
|
|
|
|
|
|
|
#define ATMEGA323 0x90
|
|
|
|
|
#define ATMEGA32 0x91
|
|
|
|
|
|
|
|
|
|
#define ATMEGA103 0xB1
|
|
|
|
|
#define ATMEGA128 0xB2
|
|
|
|
|
|
|
|
|
|
#define AT86RF401 0xD0
|
|
|
|
|
|
|
|
|
|
#define AT89START 0xE0
|
|
|
|
|
#define AT89S51 0xE0
|
|
|
|
|
#define AT89S52 0xE1
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2002-06-22 14:03:53 +00:00
|
|
|
part
|
|
|
|
|
id = "t15";
|
|
|
|
|
desc = "ATtiny15";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x13;
|
2002-06-22 14:03:53 +00:00
|
|
|
chip_erase_delay = 20000;
|
|
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
|
|
|
|
size = 64;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
|
|
|
|
read = "1 0 1 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 1 0 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "flash"
|
|
|
|
|
size = 1024;
|
|
|
|
|
min_write_delay = 4500;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
|
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"0 0 0 0 0 0 a1 a0 o o o o o o o o";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x o o x";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 1 1 i i 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "calibration"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 0 1 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"0 0 0 0 0 0 0 0 o o o o o o o o";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "fuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x o o o o x x o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 x x x x x",
|
|
|
|
|
"x x x x x x x x i i i i 1 1 i i";
|
|
|
|
|
;
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
|
2001-12-29 21:47:05 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
|
|
|
|
id = "1200";
|
|
|
|
|
desc = "AT90S1200";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x33;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 20000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 64;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x00;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-12-29 21:37:20 +00:00
|
|
|
read = "1 0 1 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
2001-12-29 21:37:20 +00:00
|
|
|
write = "1 1 0 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 1024;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0x00;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
2001-11-24 01:44:06 +00:00
|
|
|
" i i i i i i i i";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2002-02-14 02:48:07 +00:00
|
|
|
memory "fuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
read = "0 1 0 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 i i i i i",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x o o x";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 1 1 i i 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
part
|
|
|
|
|
id = "4414";
|
|
|
|
|
desc = "AT90S4414";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x50;
|
2002-02-14 02:48:07 +00:00
|
|
|
chip_erase_delay = 20000;
|
|
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
|
|
|
|
size = 256;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x80;
|
|
|
|
|
readback_p2 = 0x7f;
|
|
|
|
|
read = " 1 0 1 0 0 0 0 0 x x x x x x x a8",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = " 1 1 0 0 0 0 0 0 x x x x x x x a8",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "flash"
|
|
|
|
|
size = 4096;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x7f;
|
|
|
|
|
readback_p2 = 0x00;
|
|
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
|
|
|
|
;
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
|
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
|
|
|
|
id = "2313";
|
|
|
|
|
desc = "AT90S2313";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x40;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 20000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 128;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x80;
|
|
|
|
|
readback_p2 = 0x7f;
|
2001-12-29 21:37:20 +00:00
|
|
|
read = "1 0 1 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x a6 a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
2001-12-29 21:37:20 +00:00
|
|
|
write = "1 1 0 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x a6 a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 2048;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x7f;
|
|
|
|
|
readback_p2 = 0x00;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
2001-11-24 01:44:06 +00:00
|
|
|
" i i i i i i i i";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
|
|
|
|
;
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 x x i i x",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
|
|
|
|
;
|
|
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
|
|
|
|
id = "2333";
|
|
|
|
|
desc = "AT90S2333";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x42;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 20000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 128;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x00;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-12-29 21:37:20 +00:00
|
|
|
read = "1 0 1 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x a6 a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
2001-12-29 21:37:20 +00:00
|
|
|
write = "1 1 0 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x a6 a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 2048;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0x00;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
2001-11-24 01:44:06 +00:00
|
|
|
" i i i i i i i i";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x x a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2002-02-09 21:53:51 +00:00
|
|
|
memory "fuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
2002-02-15 02:06:58 +00:00
|
|
|
pwroff_after_write = yes;
|
2002-02-09 21:53:51 +00:00
|
|
|
read = "0 1 0 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 i i i i i",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x o o x";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 1 1 i i 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
|
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
|
|
|
|
id = "4433";
|
|
|
|
|
desc = "AT90S4433";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x51;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 20000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 256;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x00;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-12-30 00:07:29 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
2001-12-30 00:07:29 +00:00
|
|
|
write = " 1 1 0 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 4096;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0x00;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
2001-11-24 01:44:06 +00:00
|
|
|
" i i i i i i i i";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2002-02-09 21:53:51 +00:00
|
|
|
memory "fuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
2002-02-15 02:06:58 +00:00
|
|
|
pwroff_after_write = yes;
|
2002-02-09 21:53:51 +00:00
|
|
|
read = "0 1 0 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 i i i i i",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x o o x";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 1 1 i i 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
|
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
|
|
|
|
id = "4434";
|
|
|
|
|
desc = "AT90S4434";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x52;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 20000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 256;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x00;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-12-29 21:37:20 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
2001-12-29 21:37:20 +00:00
|
|
|
write = " 1 1 0 0 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 4096;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0x00;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
2001-11-24 01:44:06 +00:00
|
|
|
" i i i i i i i i";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2002-02-14 02:48:07 +00:00
|
|
|
memory "fuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
read = "0 1 0 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 i i i i i",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x o o x";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 1 1 i i 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-09-19 17:04:25 +00:00
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
|
|
|
|
id = "8515";
|
|
|
|
|
desc = "AT90S8515";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x63;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 20000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 512;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x80;
|
|
|
|
|
readback_p2 = 0x7f;
|
2001-12-29 21:37:20 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0 x x x x x x x a8",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
2001-12-29 21:37:20 +00:00
|
|
|
write = " 1 1 0 0 0 0 0 0 x x x x x x x a8",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 8192;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x7f;
|
|
|
|
|
readback_p2 = 0x00;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
2001-11-24 01:44:06 +00:00
|
|
|
" i i i i i i i i";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2002-02-14 02:48:07 +00:00
|
|
|
memory "fuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x x x o";
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 1 1 1 1 i",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x o o x x x x x x";
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 1 1 i i 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-09-19 17:04:25 +00:00
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
|
|
|
|
id = "8535";
|
|
|
|
|
desc = "AT90S8535";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x64;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 20000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 512;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0x00;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-12-29 21:37:20 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0 x x x x x x x a8",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 o o o o o o o o";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
2001-12-29 21:37:20 +00:00
|
|
|
write = " 1 1 0 0 0 0 0 0 x x x x x x x a8",
|
|
|
|
|
"a7 a6 a5 a4 a3 a2 a1 a0 i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 8192;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 20000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0x00;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
2001-11-24 01:44:06 +00:00
|
|
|
" i i i i i i i i";
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
write_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
|
|
|
|
;
|
2001-09-19 17:04:25 +00:00
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2001-10-14 23:17:26 +00:00
|
|
|
part
|
2001-10-31 02:18:08 +00:00
|
|
|
id = "m103";
|
2001-10-14 23:17:26 +00:00
|
|
|
desc = "ATMEGA103";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0xB1;
|
2001-10-14 23:17:26 +00:00
|
|
|
chip_erase_delay = 112000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 4096;
|
|
|
|
|
min_write_delay = 4000;
|
|
|
|
|
max_write_delay = 9000;
|
|
|
|
|
readback_p1 = 0x00;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-11-21 05:50:59 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = " 1 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-16 23:32:30 +00:00
|
|
|
paged = yes;
|
2001-10-14 23:17:26 +00:00
|
|
|
size = 131072;
|
2001-10-16 23:32:30 +00:00
|
|
|
page_size = 256;
|
|
|
|
|
num_pages = 512;
|
2001-10-14 23:17:26 +00:00
|
|
|
min_write_delay = 22000;
|
|
|
|
|
max_write_delay = 56000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0x00;
|
2002-04-07 16:03:58 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
"a15 a14 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
"a15 a14 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
loadpage_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x x",
|
|
|
|
|
" x a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
loadpage_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x x x x",
|
|
|
|
|
" x a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
writepage = " 0 1 0 0 1 1 0 0",
|
|
|
|
|
"a15 a14 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 x x x x x x x",
|
|
|
|
|
" x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "fuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x o x o 1 o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 1 i 1 i i",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x x x x x x x x o o x";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 1 1 i i 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
|
|
|
|
;
|
2001-10-14 23:17:26 +00:00
|
|
|
;
|
2001-09-19 17:04:25 +00:00
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
|
2002-04-05 22:41:38 +00:00
|
|
|
part
|
|
|
|
|
id = "m128";
|
|
|
|
|
desc = "ATMEGA128";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0xB2;
|
2002-04-05 22:41:38 +00:00
|
|
|
chip_erase_delay = 9000;
|
|
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
|
|
|
|
size = 4096;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 9000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
|
|
|
|
read = " 1 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = " 1 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2002-04-05 22:41:38 +00:00
|
|
|
memory "flash"
|
|
|
|
|
paged = yes;
|
|
|
|
|
size = 131072;
|
|
|
|
|
page_size = 256;
|
|
|
|
|
num_pages = 512;
|
|
|
|
|
min_write_delay = 4500;
|
|
|
|
|
max_write_delay = 9000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0x00;
|
|
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
"a15 a14 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
"a15 a14 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
loadpage_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x x",
|
|
|
|
|
" x a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
loadpage_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x x x x",
|
|
|
|
|
" x a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
writepage = " 0 1 0 0 1 1 0 0",
|
|
|
|
|
"a15 a14 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 x x x x x x x",
|
|
|
|
|
" x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "lfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x i i i i i i i i";
|
|
|
|
|
|
2002-10-11 19:32:12 +00:00
|
|
|
read = "0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0",
|
2002-04-05 22:41:38 +00:00
|
|
|
"x x x x x x x x o o o o o o o o";
|
|
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2002-04-05 22:41:38 +00:00
|
|
|
memory "hfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x i i i i i i i i";
|
|
|
|
|
|
2002-10-11 19:32:12 +00:00
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 1 0 0 0",
|
2002-04-05 22:41:38 +00:00
|
|
|
"x x x x x x x x o o o o o o o o";
|
|
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2002-04-05 22:41:38 +00:00
|
|
|
memory "efuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 0 1 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x i i";
|
|
|
|
|
|
|
|
|
|
read = "0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x o o o o o o o o";
|
|
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2002-04-05 22:41:38 +00:00
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 x x x x x",
|
|
|
|
|
"x x x x x x x x 1 1 i i i i i i";
|
|
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2002-04-05 22:41:38 +00:00
|
|
|
memory "calibration"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 0 1 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"0 0 0 0 0 0 0 0 o o o o o o o o";
|
|
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2002-04-05 22:41:38 +00:00
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
|
|
|
|
;
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
|
2001-10-16 02:47:55 +00:00
|
|
|
part
|
2001-10-31 02:18:08 +00:00
|
|
|
id = "m16";
|
2001-10-16 02:47:55 +00:00
|
|
|
desc = "ATMEGA16";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x82;
|
2001-10-16 02:47:55 +00:00
|
|
|
chip_erase_delay = 9000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
2002-04-07 16:03:58 +00:00
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 x x x x x",
|
2001-11-21 05:50:59 +00:00
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-16 02:47:55 +00:00
|
|
|
size = 512;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 9000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-11-21 05:50:59 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0",
|
2002-04-07 16:03:58 +00:00
|
|
|
" 0 0 x x x x a9 a8",
|
2001-11-21 05:50:59 +00:00
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = " 1 1 0 0 0 0 0 0",
|
2002-04-07 16:03:58 +00:00
|
|
|
" 0 0 x x x x a9 a8",
|
2001-11-21 05:50:59 +00:00
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
2001-10-16 02:47:55 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-16 23:32:30 +00:00
|
|
|
paged = yes;
|
2001-10-16 02:47:55 +00:00
|
|
|
size = 16384;
|
2001-10-16 23:32:30 +00:00
|
|
|
page_size = 128;
|
|
|
|
|
num_pages = 128;
|
2001-10-16 02:47:55 +00:00
|
|
|
min_write_delay = 4500;
|
|
|
|
|
max_write_delay = 9000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
2002-04-07 16:03:58 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" 0 0 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" 0 0 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
loadpage_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" 0 0 x x x x x x",
|
|
|
|
|
" x x a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
loadpage_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" 0 0 x x x x x x",
|
|
|
|
|
" x x a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
writepage = " 0 1 0 0 1 1 0 0",
|
|
|
|
|
" 0 0 a13 a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 x x x x x x",
|
|
|
|
|
" x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 x x x x x",
|
|
|
|
|
"x x x x x x x x 1 1 i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "lfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "hfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x i i i i i i i i";
|
2001-10-16 02:47:55 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
|
|
|
|
;
|
2001-10-16 02:47:55 +00:00
|
|
|
;
|
|
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
#------------------------------------------------------------
|
|
|
|
|
# ATMega163
|
|
|
|
|
#------------------------------------------------------------
|
2001-11-17 20:48:17 +00:00
|
|
|
part
|
|
|
|
|
id = "m163";
|
|
|
|
|
desc = "ATMEGA163";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x81;
|
2001-11-17 20:48:17 +00:00
|
|
|
chip_erase_delay = 32000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
memory "eeprom"
|
2001-11-17 20:48:17 +00:00
|
|
|
size = 512;
|
|
|
|
|
min_write_delay = 4000;
|
|
|
|
|
max_write_delay = 4000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-11-21 05:50:59 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = " 1 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
2001-11-17 20:48:17 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 02:46:55 +00:00
|
|
|
memory "flash"
|
2001-11-17 20:48:17 +00:00
|
|
|
paged = yes;
|
|
|
|
|
size = 16384;
|
|
|
|
|
page_size = 128;
|
|
|
|
|
num_pages = 128;
|
|
|
|
|
min_write_delay = 16000;
|
|
|
|
|
max_write_delay = 16000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-11-21 05:50:59 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" x x x a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" x x x a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
loadpage_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" x x x x x x x x",
|
|
|
|
|
" x x a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
loadpage_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" x x x x x x x x",
|
|
|
|
|
" x x a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
writepage = " 0 1 0 0 1 1 0 0",
|
|
|
|
|
" x x x a12 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 x x x x x x",
|
|
|
|
|
" x x x x x x x x";
|
2001-11-21 02:46:55 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 02:46:55 +00:00
|
|
|
memory "lfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 2000;
|
|
|
|
|
max_write_delay = 2000;
|
2001-11-21 05:50:59 +00:00
|
|
|
read = "0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x o o x x o o o o";
|
2001-11-21 02:46:55 +00:00
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x i i 1 1 i i i i";
|
2001-11-17 20:48:17 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 02:46:55 +00:00
|
|
|
memory "hfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 2000;
|
|
|
|
|
max_write_delay = 2000;
|
2001-11-21 05:50:59 +00:00
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x x x x x 1 o o o";
|
2001-11-21 02:46:55 +00:00
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x 1 1 1 1 1 i i i";
|
2001-11-21 02:46:55 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 02:46:55 +00:00
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 2000;
|
|
|
|
|
max_write_delay = 2000;
|
2001-11-21 05:50:59 +00:00
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x 0 x x x x x o o o o o o";
|
2001-11-21 02:46:55 +00:00
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 x x x x x",
|
|
|
|
|
"x x x x x x x x 1 1 i i i i i i";
|
2001-11-21 02:46:55 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 02:46:55 +00:00
|
|
|
memory "signature"
|
2001-11-21 05:50:59 +00:00
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
2001-11-21 02:46:55 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
2001-11-21 02:46:55 +00:00
|
|
|
memory "calibration"
|
2001-11-21 05:50:59 +00:00
|
|
|
size = 1;
|
|
|
|
|
read = "0 0 1 1 1 0 0 0 x x x x x x x x",
|
|
|
|
|
"0 0 0 0 0 0 0 0 o o o o o o o o";
|
|
|
|
|
;
|
2001-11-17 20:48:17 +00:00
|
|
|
;
|
|
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
|
|
|
|
|
|
2001-10-31 02:18:08 +00:00
|
|
|
part
|
|
|
|
|
id = "m8";
|
|
|
|
|
desc = "ATMEGA8";
|
2002-12-01 04:30:01 +00:00
|
|
|
devicecode = 0x70;
|
2001-10-31 02:18:08 +00:00
|
|
|
chip_erase_delay = 9000;
|
2001-11-21 05:50:59 +00:00
|
|
|
pgm_enable = "1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 1",
|
|
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
2002-04-07 16:03:58 +00:00
|
|
|
chip_erase = "1 0 1 0 1 1 0 0 1 0 0 x x x x x",
|
2001-11-21 05:50:59 +00:00
|
|
|
"x x x x x x x x x x x x x x x x";
|
|
|
|
|
|
|
|
|
|
memory "eeprom"
|
2001-10-31 02:18:08 +00:00
|
|
|
size = 512;
|
|
|
|
|
min_write_delay = 9000;
|
|
|
|
|
max_write_delay = 9000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
2001-11-21 05:50:59 +00:00
|
|
|
read = " 1 0 1 0 0 0 0 0",
|
2002-04-07 16:03:58 +00:00
|
|
|
" 0 0 x x x x x a8",
|
2001-11-21 05:50:59 +00:00
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = " 1 1 0 0 0 0 0 0",
|
2002-04-07 16:03:58 +00:00
|
|
|
" 0 0 x x x x x a8",
|
2001-11-21 05:50:59 +00:00
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
2001-10-31 02:18:08 +00:00
|
|
|
;
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "flash"
|
2001-10-31 02:18:08 +00:00
|
|
|
paged = yes;
|
|
|
|
|
size = 8192;
|
|
|
|
|
page_size = 64;
|
|
|
|
|
num_pages = 128;
|
|
|
|
|
min_write_delay = 4500;
|
|
|
|
|
max_write_delay = 9000;
|
|
|
|
|
readback_p1 = 0xff;
|
|
|
|
|
readback_p2 = 0xff;
|
2002-04-07 16:03:58 +00:00
|
|
|
read_lo = " 0 0 1 0 0 0 0 0",
|
|
|
|
|
" 0 0 0 0 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
read_hi = " 0 0 1 0 1 0 0 0",
|
|
|
|
|
" 0 0 0 0 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 a4 a3 a2 a1 a0",
|
|
|
|
|
" o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
loadpage_lo = " 0 1 0 0 0 0 0 0",
|
|
|
|
|
" 0 0 0 0 x x x x",
|
|
|
|
|
" x x x a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
loadpage_hi = " 0 1 0 0 1 0 0 0",
|
|
|
|
|
" 0 0 0 0 x x x x",
|
|
|
|
|
" x x x a4 a3 a2 a1 a0",
|
|
|
|
|
" i i i i i i i i";
|
|
|
|
|
|
|
|
|
|
writepage = " 0 1 0 0 1 1 0 0",
|
|
|
|
|
" 0 0 0 0 a11 a10 a9 a8",
|
|
|
|
|
" a7 a6 a5 x x x x x",
|
|
|
|
|
" x x x x x x x x";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "lfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 2000;
|
|
|
|
|
max_write_delay = 2000;
|
|
|
|
|
read = "0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x i i i i i i i i";
|
2001-10-31 02:18:08 +00:00
|
|
|
;
|
2002-04-07 16:03:58 +00:00
|
|
|
|
|
|
|
|
memory "hfuse"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 2000;
|
|
|
|
|
max_write_delay = 2000;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x o o o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 0 1 0 1 0 0 0",
|
|
|
|
|
"x x x x x x x x i i i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "lock"
|
|
|
|
|
size = 1;
|
|
|
|
|
min_write_delay = 2000;
|
|
|
|
|
max_write_delay = 2000;
|
|
|
|
|
read = "0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0",
|
|
|
|
|
"x x x x x x x x x x o o o o o o";
|
|
|
|
|
|
|
|
|
|
write = "1 0 1 0 1 1 0 0 1 1 1 x x x x x",
|
|
|
|
|
"x x x x x x x x 1 1 i i i i i i";
|
|
|
|
|
;
|
|
|
|
|
|
|
|
|
|
memory "calibration"
|
|
|
|
|
size = 1;
|
|
|
|
|
read = "0 0 1 1 1 0 0 0 0 0 x x x x x x",
|
|
|
|
|
"0 0 0 0 0 0 0 0 o o o o o o o o";
|
|
|
|
|
;
|
|
|
|
|
|
2001-11-21 05:50:59 +00:00
|
|
|
memory "signature"
|
|
|
|
|
size = 3;
|
|
|
|
|
read = "0 0 1 1 0 0 0 0 x x x x x x x x",
|
|
|
|
|
"x x x x x x a1 a0 o o o o o o o o";
|
|
|
|
|
;
|
2001-10-31 02:18:08 +00:00
|
|
|
;
|
|
|
|
|
|
